We report a method for growing rectangular InAs nanofins with deterministic length, width and height by dielectric-templated selective-area epitaxy. These freestanding nanofins can be transferred to lay flat on a separate substrate for device fabrication. A key goal was to regain a spatial dimension for device design compared to 1
-c, using dielectric-templated selective-area epitaxy. Our method produces rectangular nanofins with precise control over all three geometric dimensions. These nanofins can be mechanically-transferred to a separate substrate for fabrication into devices featuring multiple contacts and electrostatic gate structures. The geometry readily enables characterisation via Hall effect and devices with four-terminal contact arrangements for contact-resistancecorrected measurement. Our nanofins give electron transport mobilities up to 1200 cm 2 /Vs at typical 3D electron density 2.5 − 5×10 17 cm −3 at temperature T = 300 mK, tunable electron density via electrostatic gating and clear quantum interference structure for T < 20 K.
Our work opens a path to a range of more versatile and complex quantum device structures using the 'bottom-up' approach. showing a large array of identical rectangular structures, b zoom-in of the field in a showing finer detail, and c zoom-in on a single nanofin to highlight the hexagonal structure featuring two large {110} and four smaller {110} facets on the sides and a {111}B facet at the top. The scale bars for a, b and c represent 20 µm, 1.5 µm and 500 nm respectively. All images at 30
• tilt from perpendicular to substrate. d-f Schematic of key steps in the template fabrication and growth process, which involves starting with a SiO x -coated InP(111)B substrate (blue on dark grey), spin-coating a PMMA resist (pink), d defining the template openings by electron-beam lithography, e a CHF 3 reactive ion etch to transfer the pattern to the SiO x layer followed by resist removal, and finally f growth of InAs (light grey) by metal-organic vapor phase epitaxy. More complete details are given in Methods.
and height ∼ 4 µm (see Supplementary Fig. S1a/b ). The structure is essentially a nanowire stretched along one symmetry axis, featuring two large {110} face-facets and four smaller {110} edge-facets (see Fig. 1c and Fig. S1b ). The top-facet is {111}B matching the substrate.
The structure maintains the shape imposed by the mask during growth for reasons similar to those governing SAE growth of nanowires;
22 the {111}B surface has a high growth rate while the {110} surfaces provide poor nucleation suppressing lateral growth. 23 Figures 1d-f highlight key steps in the template fabrication and growth process, which begins with a InP(111)B wafer (dark grey). This substrate was cleaned and 25 nm SiO x (blue) was deposited by plasma-enhanced chemical vapor deposition. Dielectric-template patterning was performed via a mask transfer process using poly-methylmethacrylate (PMMA) electronbeam lithography (EBL) resist (pink). The mask pattern was written with a 20 kV electron beam using a Raith-150 EBL system and developed in 1 : 3 methylisobutylketone:2-propanol to expose the SiO x surface in regions where growth should occur (Fig. 1d) . This pattern was then transferred to the SiO x by CHF 3 reactive-ion etching (RIE) to reveal the InP surface at locations where the SiO x was exposed. The PMMA was then removed leaving the patterned SiO x template (Fig. 1e ). All template holes have their long axis aligned with the InP(111)B substrate 112 direction unless otherwise specified. The final stage was growth of InAs (light grey) by metal-organic vapor phase epitaxy (MOVPE), with nucleation and epitaxial growth occurring at the exposed InP surfaces, giving structures shaped by the SiO x template (Fig. 1f) . Further process details are given in the Methods section.
Figures 2a-c demonstrate three aspects of the template that affect the structures grown.
Firstly, the shape is reliant on the rectangular opening's long-axis orientation relative to the underlying InP(111)B substrate's crystallographic axes. The two key surface directions in to 112 (far right). All structures grown have six {110} side-facets and a {111}B top-facet demonstrating a strong preference to {110} facet formation, as found for SAE-grown InAs Figure 2 : Exerting control over structure via template structure a Overhead (top) and angled (bottom) SEM images of the growth outcome for a sequence of rectangular openings (blue dashed line) at 0
• , 25
• and 30
• relative to the 110 substrate direction (green arrow). The 112 direction (red arrow) is shown for reference. b/c Angled SEM images of growth outcome for b different opening lengths 300 nm (left), 500 nm, 800 nm, 1 µm, 1.3 µm, 1.5 µm and 1.8 µm (right) and c different opening widths 120 nm (left), 110 nm, 100 nm, 90 nm and 80 nm (right). All scale bars in a, b and c represent 500 nm. d AFM image of a nanofin surface demonstrating the flatness of the large {110} facets. The RMS surface roughness is 80 pm.
nanowires.
22, 46 For the 110 -aligned opening, two of the {110} facets are very small whilst the remaining four have equal size, giving a rhomboid appearance. As the opening is rotated, two of the four large {110} facets grow while the other two shrink. Once the opening aligns with 112 the structure consists of two large face-facets and four small edge-facets with equal size, giving the 2D nanofins we focus on for the remainder of this work. Figures 2b and 2c show the effect of changing opening length l (long axis) and width w (short axis) for 112 -aligned openings. The series in Fig. 2b clearly demonstrates nanofins are a natural evolution of nanowires, which would be obtained for l = w, 22,46 into the regime where l >> w.
Figure 2c points to our tall freestanding nanofins being an extension of the horizontal SAEgrown nanowires 33,34 taken into the limit of small w and long growth time. The small w involved makes our 2D nanofins challenging to grow -proper nucleation and growth require the opening floor to be very clean and w needs to be constant along the opening length, both become tougher prospects as w is reduced. Examples of growth when the mask is not well optimized are shown in Supplementary Fig. S2 . Even when satisfactory growth occurs, mask opening width variations at the few-nm level can significantly affect aspect ratio and surface area, dominating over more typical control parameters, e.g., temperature and V/III ratio.
This occurs because this approach requires mask opening widths (20 − 30 nm) at the limit of conventional EBL, and the growth physics for free-standing III-V nanofins/membranes is complex and currently only well characterized for GaAs. 23 The observed variability in an array of nominally identical openings is addressed in Supplementary Fig. S3 .
The nanofin height decreases as the opening's long-axis is rotated away from 112 or l or w is increased, consistent with surface-diffusion controlled growth. Dimensions for the images in Fig. 2a -c are given in Supplementary Fig. S4 . Predicting the final grown height is challenging because one also needs to consider the mask opening spacing and growth conditions, e.g., temperature and V/III ratio. The spacing dependence is itself non-trivial compared to, e.g., honeycomb arrays of nanowires with hexagonal cross-section, where the spacing is single-valued. Here structural and array symmetries are both broken meaning at least four parameters are required: width, length, and separations in the width and length directions. We can however make some general observations. Firstly, comparable capture area leads to comparable added volume with larger mask opening area giving reduced height under fixed growth conditions and time. The relationship is slightly non-linear though because of adatom capture onto the growing structure occurring in addition to adatom capture onto the dielectric mask. Secondly, since these structures are strongly affected by surface diffusion on the mask and in the openings, placing nanofins in close proximity will eventually reduce the axial growth rate due to competition for In adatoms.
Turning to structural aspects, the nanofin oriented along 112 (rightmost in Fig. 2a) shows a highly stepped top-facet unlike other nanofins in Figs. 1 and 2b/c, and was grown at lower temperature and V/III ratio. The stepped top-facet arises from a kinetic limitation to the axial growth rate that depends on both the top surface area and the growth conditions, as evident in Supplementary Fig. S5 . The likelihood of top-facet stepping increases with {111} top-facet surface area under fixed growth conditions. At fixed top-facet surface area, the incidence of top-facet stepping decreases for conditions favouring enhanced axial growth rate, namely higher temperature and higher V/III ratio. The 2D nanofins show wurtzitezincblende polytypism, as found for InAs nanowires (for HRTEM data see Supplementary   Fig. S6 ). 47 Nonetheless, the large {110} side-facets have high flatness, as shown previously on SAE-grown InAs nanowires by STM. 48 Figure 2d shows an AFM micrograph of the large {110} side-facet, the RMS surface roughness is ∼ 80 pm compared to 295 pm for the underlying SiO 2 device substrate surface.
Mechanical transfer of nanofins and device fabrication A key motivation was to obtain 2D structures for transfer to a separate substrate for fabrication into devices with multiple gates and contacts. We previously used dry-transfer via a small triangle of labwipe for nanowire devices. 49 This works acceptably but is brutal and costly -the large tip rapidly decimates a field like that in Fig. 1a , which requires a very long EBL session for writing the growth template. Nanoimprint lithography might help alleviate this cost issue. Device fabrication thereafter proceeds by conventional methods. The device substrate was a n + -Si wafer with a 100/10 nm thick SiO 2 /HfO 2 insulator and pre-patterned Ti/Au interconnect and alignment structures. The n + -Si substrate was used as a back-gate for all devices. The substrate was cleaned and nanofins were transferred mechanically using a micromanipulator to give a few transferred nanofins per 100 × 100 µm active device field on the substrate. The transferred nanofins adhere strongly by van der Waals forces. We spin-coat PMMA resist prior to defining source and drain leads and Hall probes using EBL. Shubnikov-de Haas oscillations and quantum Hall plateaus were not observed in separate studies at magnetic fields up to 6 T at T = 4 K either. This may simply be due to insufficient classical and quantum scattering lifetimes in our nanofins. 63 The lack of quantum Hall plateaus might also point to the conduction channel being insufficiently 2D 64 due to conduction via the nanofin core. The peak at B = 0 in Fig. 4b is commonly observed in InAs nanowires, and often attributed to weak localization. 65 Our peak is gradually suppressed with more positive V BG , with R XX evolving a sharper central minima for V BG > +1.0 V.
The sharp central minima obtained for V BG = +2.5 V appears inset to Fig. 4b with a more complete series in Supplementary Fig. S10 . We tentatively attribute this minima to weak anti-localization (WAL). 66 However, the superimposed quantum interference structure makes a definitive attribution of B = 0 maxima/minima to weak localization or antilocaliza- Supplementary Fig. S10 . A detailed study of localization/scattering in our nanofins will be the subject of a separate paper.
A notable aspect of our nanofins is the comparative ease in obtaining Hall measurements. This is difficult for nanowires due to the small contact gaps involved and the overhang generated by the hexagonal geometry. 11, 71 Although the measurements are easier, the interpretation needs some care. As mentioned earlier, experiments point to conduction throughout the structure, 52-54 motivating us to start with a 3D treatment. In Fig. 4d we plot the 3D electron density n 3D (left axis) versus V BG using the measured nanofin thickness t = 74 nm.
Although conduction occurs through the entire structure, there is no avoiding that the electron density is higher closer to the nanofin surface, likely by over an order of magnitude.
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For our geometry, the Hall voltage is dominated by two of the six side-facets. Thus we suggest the approximation n SAL ≈ (n 3D t)/2, where n SAL is the surface accumulation layer density. We provide this as the right-hand axis for Nonetheless, it is useful for comparison against earlier studies. In Fig. 4d 
74,75
This is often difficult for nanowires because the contacts cross the entire conduction path causing scattering. 57, 76 The strip-line gate is adjacent to the drain to avoid gate metallization from affecting four-terminal transport mobility measurements; if the gate was across the middle, it would be present in the voltage path for R XX but not R XY . We begin in Fig. 5a by testing independent action of the top-gate (red) and back-gate (blue). In each case the other gate is grounded. The back-gate achieves full depletion (G SD = 0) at V BG = −4 V whereas the top-gate only achieves partial depletion, with G SD ∼ 25 µS for V T G beyond −3.3 V.
Notably, both traces have similar slope despite the back-gate insulator being considerably thicker (100/10 nm SiO 2 /HfO 2 for back-gate versus 12 nm HfO 2 for front-gate). If both gates are biased simultaneously (orange trace in Fig. 5a ), full depletion is achieved at much lower bias, as expected.
We investigate the gating action further in Fig. 5b , where we plot G SD versus V T G at various fixed V BG . The data from Fig. 5a at V BG = 0 V appears in red. Corresponding data for G SD versus V BG at various fixed V T G is shown in Supplementary Fig. S11 . The failure of top-gating action always occurs at the same V T G at more positive V BG , as highlighted by the vertical dashed line in Fig. 5b . To rule out a gate discontinuity, we put a probe needle at the far end and measured a gate strip resistance of < 100 ohms. Looking to the left of the dashed line in Fig. 5b , the conductance where the top-gate ceases depleting is clearly influenced by the back-gate. This indicates that the part of the conduction channel that cannot be fully depleted by the top-gate clearly can be gated from the opposite side. Interestingly, the topgate achieves no further depletion out to V T G < −7 V at V BG = −0.7 V and −0.8 V, but achieves pinch-off at V T G ∼ −4 V at V BG = −1.0 V (see Supplementary Fig. S12 ). This suggests the loss of depletion is strong and onsets sharply. We see similar behavior, i.e., failure to achieve pinch-off in a separate device (Device 3, see Fig. S15 ) with 20 nm Al 2 O 3 gate insulator, pointing to this being a consistent behavior in nanofin devices. One possible explanation is screening by a high free electron density in the nanofin. To examine this, we modelled our device in COMSOL Multiphysics with results presented in Supplementary
Figs S13/14. In the model we can set the free electron density n throughout the nanofin at zero gate bias (V BG = V T G = 0). We present data for two densities: n = 5 × 10 16 cm −3 and 2 × 10 17 cm −3 corresponding to typical measured n 3D for our devices. At n = 5 × 10 16 cm
we see the back-gate head towards pinch-off, while the top-gate, which starts with a steeper transconductance dI/dV g, quickly saturates at finite I SD (see Fig. S14a ). This behavior exacerbates at n = 2 × 10 17 cm −3 with both the top-and back-gates saturating at finite I SD (see Fig. S14b ). We see this behavior in a separate device featuring only a pair of contacts and global top-and back-gates (Device 3). The Device 3 characteristics are shown in Supplementary Fig. S15 , where we find the top-and back-gate act weakly alone but achieve pinch-off if biased together. Comparison with the COMSOL model points to an additional aspect of Fig. 5a to explain: Why is the top-gate transconductance so poor and comparable to that of the back-gate despite the thinner high-κ oxide? The most plausible explanation is charge trapping at the upper HfO 2 /InAs interface, which is deposited by ALD, whereas the lower HfO 2 interface is by van der Waals force only. The lower interface should have negligible effect on InAs surface chemistry whilst the upper interface should be radically different due to the chemistry of ALD. 77 The charge trapping effects of gate-oxides on InAs nanowires typically onset at negative gate voltage and become more pronounced with increasingly negative voltage. [78] [79] [80] Indeed, in Supplementary Fig. S16 we show gate sweeps in both directions for the top-gate and back-gate on Device 2. For the back-gate we see negligible hysteresis over the entire −4.5 < V BG < 0 V gate range. However, for the top-gate, we see the onset of hysteresis at V T G = −2 V with it becoming very strong for V T G < −3 V, close to where top-gate saturation occurs. This suggests charge trapping may also play a role, although our COMSOL modelling suggests we do not require trapping to explain gate saturation, which can be entirely due to screening by free electron density in the nanofin.
Together, the results above suggest the need for careful engineering of screening to implement fully operational local gates on future InAs nanofin devices. One option is to grow thinner nanofins. In our COMSOL model, effective gating can be recovered at reduced nanofin thickness t = 40 nm even at the higher free electron density n = 2 × 10 17 cm
(see Fig. S14c ). Another solution for thicker nanofins would be to use a global back-gate to lower the density independently of other patterned local top-or back-gates. 81, 82 Regarding the gate insulator, one possibility is to avoid ALD-deposited oxides and opt for alternative insulators, e.g., parylene. 83 We make one final comment regarding the data in Figs. 5a/b and Supplementary Fig. S11 . The two-stage pinch-off 84 that we would expect if conduction was dominated by SALs at the top and bottom facets separated by a non-conducting nanofin core is notably absent in our device. Instead, our roughly linear gate dependencies are more consistent with a picture where conduction is more evenly spread through the nanofin with higher density but lower mobility at the surfaces and lower density with higher mobility in the core.
Four-terminal resistivity capability We finish by using our four-terminal measurement set-up to investigate the mobility for our device. There are two possible mobilities to consider. The first is the transport mobility µ t = σ/en 3D , which we can obtain by using
Hall measurements to get the electron density and the four-terminal resistance at B = 0 combined with the nanofin dimensions to get the conductivity σ. This is the mobility traditionally obtained for 2D systems. The second is the field-effect mobility In Fig. 5c we plot n 3D vs σ obtained at several different V BG for Device 2. A linear fit can be used to obtain µ t , however, in contrast to Blömers et al., 11 we find that our fit (orange line in Fig. 5c ) does not pass through n 3d = 0 at σ = 0. A forced fit through (0, 0)
is obviously poor (black dotted line in Fig. 5c ). Extrapolating our unforced fit (orange line)
implies that σ → 0 at finite n 3D , an expected outcome of localization due to disorder.
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Note also that our data is obtained at T = 0.3 K. This makes our thermal broadening 1000 times smaller than for Blömers et al., 11 where all measurements are obtained at 300 K.
Our unforced fit to the data in Fig. 5c (orange line) gives µ t = 2800 cm 2 /Vs. This compares well to the µ t ∼ 3600 cm 2 /Vs obtained by Blömers et al. 11 for MBE-grown InAs nanowires, which should have fewer impurities than our MOVPE-grown InAs nanofins. Our µ t obtained this way is likely an overestimate, it may be more correct to assume instead that µ t varies with n 3D . This is not unexpected. Mobility often changes with density, for example, in an InGaAs/InAs/InGaAs heterostructure, the mobility increases with density due to screening of background impurities and native charged point defects.
86 Accordingly, we plot µ t obtained on a single-point basis using the data in Fig. 5c , i.e., simply calculate µ t = σ/en 3D for each data point, against n 3D in Fig. 5d . The µ t values range from 600 − 1200 cm 2 /Vs, still respectable compared to MBE-grown InAs nanowires. 11 We find that µ t increases with n 3D , which we also attribute to screening. There are likely two contributions here: a)
better screening of background impurities in the core by the higher n 3D , and b) enhanced screening of surface scattering by the SALs. A deeper study is a subject for future work, but we encourage theoretical studies of mobility versus density in these more surface-exposed structures to better understand the scattering mechanisms involved. Finally, we compare our transport mobility with field-effect mobility. For Device 2 the corresponding µ F E = 4400 cm 2 /Vs is 2 − 3× higher than µ t (see Supplementary Fig. S17 for underpinning data).
If we compare µ t with µ F E for our other devices, we typically find µ F E ranges from slightly above µ t to several times µ t . Our findings are consistent with Blömers et al., 11 who also found µ F E generally substantially exceeds µ t due to overestimations implicit in the field-effect mobility technique.
Future prospects Our results above demonstrate the ability to transfer nanofins to a substrate with a global back-gate, and thereafter add multiple ohmic contacts and/or patterned top-gates. There are several aspects for future work. The first is to improve the performance of patterned top-gates. This may involve reducing the nanofin thickness, engineering the gate-insulator used to reduce trapping, or perhaps replacing it entirely with an insulator that does not change the surface chemistry, e.g., parylene. 83 Patterned local back-gates would also be desirable. This could be achieved by positioning the nanofin over pre-patterned back-gate structures on the device substrate. 81, 82 An interesting direction is to extend beyond normal metals to superconductors towards topological quantum information applications. A current approach involves coupling a superconductor to a semiconductor nanowire with strong spin-orbit coupling, e.g., InSb, 87 InAs 88 or InAsSb. 89 More advanced designs for manipulating parafermion modes involve nanowire networks, 10,34 which might also be implemented by etched or gated 2D nanofin structures with patterned superconductor islands/contacts deposited on them (see, e.g., concepts in Alicea & Fendley 15 ). The presence of a hard gap in the Al-on-InAs system is demonstrated, 88 as is the ability to achieve a hardgap without direct epitaxial growth of superconductor-on-semiconductor. 90 However, a more forward-looking option inspired by Krogstrup et al. 91 could involve an MOVPE system loadlocked to an MBE system, such that nanofins can be grown, and then transferred to high vacuum 92 without air exposure for epitaxial Al deposition onto the large nanofin facets.
An additional nice aspect of the nanofins is the potential for accumulation of high electron density at the two nanofin edges because each edge has three facet corners. 12,13 These might provide natural 1D channels for use in parafermion-based device designs.
Conclusions We have demonstrated a method for the growth of rectangular InAs nanofins with deterministic length, width and height by dielectric-templated selective-area epitaxy methods. These freestanding nanofins can be transferred mechanically to lay flat on a separate device substrate for fabrication into device structures. A major benefit is that we regain a spatial dimension to exploit for device design compared to nanowires, whilst retaining the benefits of the 'bottom-up' epitaxial growth approach, e.g., tiny interfacial areas to enable high-quality heterostructuring. 3 The transferred nanofins can be prepared into devices featuring multiple contacts for Hall effect and four-terminal resistance studies, as well as a global back-gate and nanoscale local top-gates for density control. Electrical studies of our nanofin transistors point strongly to conduction throughout the nanofin thickness, with two key contributions because the electron density is strongly inhomogeneous. Firstly, there is a high density but low mobility surface accumulation layer that facilitates ohmic contact.
Conduction predominantly occurs via the nanofin core, where although the electron density is lower, the mobility should be higher due to screening of surface scattering by the surface accumulation layers. Our Hall studies reveal a 3D electron density 2. to ensure all organic residues were completely removed. A 5 s dip in a 1% HF solution was performed immediately prior to growth to ensure the exposed InP surfaces are oxide-free. 
